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Abstract—In this paper, we review the state-of-the-art in
neural interface recording architectures. Through this we identify
schemes which show the trade-off between data information qual-
ity (lossiness), computation (i.e. power and area requirements)
and the number of channels. We further extend these trade-
offs by band-limiting the signal through reducing the front-
end amplifier bandwidth. We therefore explore the possibility of
band-limiting the spectral content of recorded neural signals (to
save power) and investigate the effect this has on subsequent
processing (spike detection accuracy). We identify the spike
detection method most robust to such signals, optimize the
threshold levels and modify this to exploit such a strategy.
I. INTRODUCTION
The brain is one of the most studied organs in the human
body. Acting as the control centre for the bodies function, the
brain has been analysed from many perspectives. Over the past
several decades, neuroscientists have succeeded to make inter-
faces for many forms of neural rehabilitation including: neural
prosthetics (motor and sensing rehabilitation) and closed-loop
stimulation (or treatment) strategies (e.g. epileptic seizure
control) [1], [2]. Recent advances in high density, precision
microelectrode arrays (such as the Utah array) and low-power
integrated circuits (i.e. CMOS technology) has enabled such
neural rehabilitation systems to be realised [2].
Although there are many avenues in analysing neuronal
activity from functional magnetic resonance imaging (fMRI)
to surface brain activity (ECoG), fundamentally, the neural
activity is due to some 1011 neurons. To be able to access this
information for the applications described it is often desirable
to maximise the number of neurons being accessed. The next
generation of neural interfaces will aim for precisely this and
whence achieved this will allow neuroscientist to have an
unprecedented view into brain function.
However, in designing such a system, there are inherently
many trade-offs, from the achievable wireless data bandwidth
and information quality to the energy capacity of implantable
batteries. Although this is currently a hot topic with much
activity, there is still many opportunities for innovation. These
include how the quality of the information whether it be spike
timings or raw spike output - reflects on the achievable spatial
resolution (channels) and associated power trade-offs.
In fact, as we will see (Section III-D, Figure 3), a significant
portion of the total power budget can be attributed to the front-
end amplifier requirements. Here, by simply designing the
front-end to have a reduced Gain-Bandwidth Product (GBP)
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Fig. 1: Block diagram showing six schemes for neural data
representation for the recording pathway of a neural interface.
we can reduce the power requirements. In Section II we outline
what we define the general structure of a neural interface to
be, and discuss different schemes derived from the literature.
In Section III,we outline the different trade-offs inherently
encountered when implementing these schemes. Finally, in
Section IV we present results that extend these trade-offs
by optimising bandwidth (and hence power) of the front-end
amplifier for optimum performance based on the scheme of
choice.
II. NEURAL INTERFACE OVERVIEW
These systems typically interface neurobiology with elec-
tronics in both directions (i.e recording and stimulation). In the
context of this paper, we are focusing on the recording path-
way (retrieving neural data). Any neural interface comprises
of multiple blocks depending upon the required data output,
e.g. raw signal, spike timings etc. Fundamentally, these first
require front-end amplification to interface to the electrode and
further down the chain, include some form of signal version
to encode data such that it can be transmitted. The level
of the data can take many forms and may go through any
number of stages to effectively compress the data and thus
allow a higher transmission throughput. Outlined in Fig. 1 are
six of the most popular configurations typically employed in
implantable neural interfaces. Each of these schemes allow
for different levels of compression and using both lossless
and lossy representation as well as having different computa-
tional requirements. In the next section, we will outline the
key design constraints and identify the crucial trade-offs in
considering a specific scheme.
III. DESIGN CONSTRAINTS AND TRADE-OFFS
A. Quality of Information
As already mentioned each scheme form of representation
implies different levels of signal lossiness. Lossiness refers
to the ability to reconstruct the original signal from the
information transmitted. Fig. 2 illustrates the data integrity
versus data quality relationship for the six schemes (and hence
most compressed). What is interesting is that spike sorting
the data, although is at the highest level it is not the most
lossy. This is because if one uses templates to match spike
features to pre-defined spike types then we are capturing more
information that simply sending spike timings. Of course this
is completely dependant on the spike sorting scheme used
which we will discuss later. Also, one can also reduce the
quality of information through reducing the sampling rate; in
[3] the signal is undersampled at 12.5kS/s and it is shown
that by interpolating to 25kS/s prior to spike sorting, the
same clusters can be identified. Since spline interpolation can
be implemented in filter topologies (for uniformly distributed
samples) then such a strategy is indeed feasible for hardware
implementability to achieve both data and power optimisation.
B. Communication Bandwidth
Recently [2] outlined some of the key limitations on com-
munication bandwidth. A typical channel is sampled between
10-30kS/s with a resolution of 8-16bits. These values indicate
that increasing channel count, sampling rate or resolution
will linearly translate to an increased bandwidth requirement.
Communication technology is typically implemented through
RF links, inductive coils, infra-red, ultra wideband and even
through body conduction [4]. Bitrates of up to 2Mbits/s have
been reported [5] and in [2] a 40Mbits/s scheme for transfer
is described, however this directly relates to increased power
dissipation1 of 14mW and 120mW respectively. Therefore, by
using schemes that reduce the information being transmitted
(i.e. increase the lossiness and quality in comparison to raw
data) we can either decrease the transmission bandwidth or
increase the channel count.
C. Channels
Table I outlines for each scheme, what data (in bits) is
required and therefore how many channels can be implemented
given a 1Mb/s transmission limit. Of course each scheme has
different signal processing requirements and hence the limiting
factore on the number of channels is now dependant on power
efficiency. However, it shows that if power can be reduced
then one can considerably increase the number of channels
and hence neurons (i.e assuming each channel can capture
data from up to 4 neurons) monitored.
We must note though that assuming 4 neurons are firing
independently, the actual spike rate observed by an electrode
may reach up to 500 spikes/s [7]. Given spikes are typically
1Increased power levels can be damaging to surrounding tissue and thus
a recommended limit is a maximum of 1oC temperature increase and
40mW/cm2 heat flux. Furthermore, for an implanted telemetry (antenna/coil),
the absorption rate must not surpass 1.6mW/g [6].
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Fig. 2: Trade-off between level of data quality and signal
integrity for the different schemes.
<1ms in duration and one may want to capture information
prior to and after the spike (say a 2ms window) then a spike
detection-based compression scheme would not offer any data
reduction. However, for a representation to encode channel
data the schemes that would benefit would be (5) and (6).
D. Power Consumption
All the design parameters mentioned above have a direct
impact on the system power consumption. In turn the power
budget will place limits on channel count and communication
bandwidth. We describe here the key components that con-
sume a significant potion of the per channel power budget.
1) Amplifier: There are numerous topologies available for
the front-end neural amplifier [8], many of which are based on
the Harrison amplifier [2], [9]. All aim to minimise the input
referred noise and power requirements whilst maintaining gain
and bandwidth performance. In Fig. 3 we show the trade-off
between GBP and power consumption. Here, as would be ex-
pected, minimising power (to sub-microwatts levels) can only
be achieved compromising the GBP. Since gain is essential for
to provide sufficient signal levels for subsequent processing,
we look to the bandwidth as a potential compromise. Typically,
for neuronal spikes a bandwidth of 300Hz to 5KHz (although
bandwidths of up to 24KHz have been reported). Ultimately
band-limiting the signal will have an impact on raw data
transmission as this introduces lossiness without raising the
level of the data quality. However, to date, band-limiting the
recording signal has not been investigated, in terms of its effect
on spike detection algorithms, which we will look into later.
The final aspect of the neural amplifier is the input-referred
noise. The literature report a range of values from 1.66-
20.6µVRMS (Fig. 3) which indicate that low noise levels at
TABLE I: Data format, rate and channels achievable for each
scheme assuming a fixed maximum communication bandwidth
Scheme Data representation Kbit/s Channels
(1) 8-bit/sample@10Ksamples/s 80 12
(2) 3-bit/sample†@10Ksamples/s 30 36
(3) 9-bit/Inter-Spike-Interval (ISI)* 1.35 740
(4) 8-bit/sample@10Ksamples/s, 9-bit/ISI* 25.35 39
(5) 8-bit/spike-feature(×10), 9-bit/ISI* 13.35 74
(6) 2-bit/cluster, 9-bit/ISI* 1.65 606
†Assuming a 2.5× lossless compression ratio (using LZ77/Huffman)
*Assuming a maximum firing rate of 150spikes/s
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Fig. 3: Review of the trade-off between power and: (a) GBP,
(b) input-referred noise for state-of-the-art neural amplifiers.
low power and GBP is achievable.
2) Spike Detector: There are numerous spike detection
methods including: (1) the single (positive) or (2) double
threshold applied to the raw signal or with energy enhance-
ments such as the (3) nonlinear energy operator (NEO) or
sometimes referred to as the Teager Energy Operator [10]
or (4)voltage squarer. The NEO is an attractive methodology
because it has been shown to be implementable with sub-
microwatt power consumption [7], [11]. The thresholding
methodology is not always explicitly defined but can require as
much computation as the enhancement method (RMS, Duty-
cycle, median values). Implemented techniques for defining
the threshold include a standard deviation estimator [2] and
a DAC-based approach [9]. The complexity of this threshold
computation circuit needs to be carefully balanced as this has
been shown to add a significant overhead to the total power
consumption [2], [9].
3) ADC: Although several ADC topologies exist, in the
neural interface community (given power restrictions), the
popular choice of converter is the successive approximation
register (SAR). this topology power consumptions of 680nW
[12] can be achieved.
In [7] it is described how 100fJ/conversion step is achiev-
able, translating to 0.5-1.5µW in power consumption for 8-
12bit conversion at 24kS/s, although even lower has been
shown (4.4fJ/conversion step) [13].
IV. SIMULATED RESULTS: Optimization
With these considerations, we have now returned to the
point mentioned about saving power in the front-end amplifier
by reducing the bandwidth, thus band-limiting the signal. In
Fig. 3 we see that for a GBP of 200-300KHz it is possible to
achieve sub-microwatt power consumption. However, in order
to exploit this, it is essential to evaluate how it will affect the
methods employed for spike detection and analysis.
1) Methods: The simulations that follow were implemented
using Matlab version 7.9. In this work we band-limit simulated
data sets2. The data sets are generated by using a database of
594 different average spike shapes and superimposing noise
of of different standard deviation levels [14]. Each set corre-
sponds to 1 minutes of data sampled at 24KHz. These were
used because the data is well indexed and easy to quantify the
2http://www.vis.caltech.edu/∼rodri/Wave clus/Wave clus home.htm
sensitivity (TP/(TP + FN), where TP is true positives and
FN false negatives) and false detection rate (FDR). We choose
to use false detection rate over specificity because it implies
an element of time and the effect it will have on hardware.
For example, if one uses the spike detector to trigger the ADC
(scheme (4)) then quantifying power saving needs to take into
account false detections.
The spike detection methods used include all those de-
scribed in Section III-D2. This includes the NEO which is
implemented on the signal x[n] as NEO[n] = x[n]2 − x[n−
k] ∗ x[n + k] where n = 1, 2, ..., N . Here we use k = 1 to
4 as outlined in [15]. Band-limiting is applied using a 3rd
order Butterworth filter, which achieves a sharper roll-off than
a typical front-end amplifier response. Finally, the threshold
level is optimised as a multiple of the standard deviation (σ).
2) Results: The first set of results identify the optimum
thresholds for each method and the difference in performance
between each method. Fig. 4 shows the typical performance
of each method and this illustrates two clear points: (1) The
NEO is the highest performer in sensitivity and FDR and
(2) whatever method used for maximum sensitivity one needs
trade-off FDR.
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Fig. 4: Sensitivity and False Detecion rate (per second) for
each method. k indicates the multiple of the standard deviation
of the signal used as the threshold, i.e. threshold = k ∗ σ
In total, i.e. on the four data sets, numbering approximately
13,802 spikes, this confirmed the trend and optimum values
for k (to maximise sensitivity) were extracted. Table II shows
the results of this analysis and that the NEO is the best
performer with the least FDR. The double threshold was
computed using the same value of k for positive and negative
threshold but further tests revealed that the optimum negative
threshold should be 1/8 or 1/9 times the positive threshold (i.e.
k+ = 1 and k− = 1/8). The results still showed sensitivity of
approximately 65% and FDR of 50-100 per second.
The next set of results reveal how the performance of each
method changes with band-limiting and again which is the
best performer. The results are shown for two of the sample
data sets (Figs. 5(a, b)).
TABLE II: Table showing the results of applying each spike detection method and the optimum threshold for each.
Signal 1 Signal 2 Signal 3 Signal 4
Method Opt k S F Opt k S F Opt k S F Opt k S F
NEO1 3 99.7 8.51 3 100 2.83 3 100 3 3 100 3.13
NEO2 3 99.7 12.3 3 100 2.9 3 100 2.78 3 100 3.15
NEO3 3 99.7 14.7 3 100 2.9 3 100 2.87 3 100 3.17
NEO4 3 99.7 15.4 3 100 3.1 3 100 2.98 3 100 3.22
Single Threshold 3 99.7 14.0 3 100 3.8 1 100 373 3 100 3.98
Voltage Square 3 99.9 14.4 3 100 7.18 3 100 4.13 3 100 4.38
Double Threshold 0.5 64.9 64.2 1 90.7 248 1 83.8 392 0.5 67.8 53.9
S=sensitivity (%), F=FDR (s−1), Threshold=k ∗ σ
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Fig. 5: Sensitivity and FDR for each method at different
bandwidths (optimum sensitivity used to define the FDRs).
V. CONCLUSION
These results clearly show how the bandwidth of the spike
signals can be reduced to 2KHz, without compromising sen-
sitivity but with some trade-off with FDR (i.e. reducing the
bandwidth from 5KHz to 2KHz causes the FDR to double).
With all methods, and at all bandwidths the trade-off between
sensitivity and FDR can be balanced in different ways. Using
the NEO4 and reducing the sensitivity to 98% results and FDR
to 9 at k = 5, while at k = 3 where sensitivy is 99.7% the
FDR 14. The sensitivity reduction in this case results in 170
spikes not being detected compared to 10 in the first case. The
application and scheme to be used can determine what trade-
offs are necessary. In addition our work will extend to looking
at the impact band-limiting has on spike sorting performance
and whether band-limiting is restricted to a small subset of the
schemes described in this work.
From using state-of-the-art implementations into scheme
(4), one could achieve a power per channel of less than 10µW
where the amplifier and ADC and NEO would be in the 0.5-
1.5µW range with the band-limiting reduction and reduced
sampling rate (with spline interpolation reconstruction). The
next stage of this work is to start on this path and further
analyse and develop an ASIC implementation.
In summary this paper has shown that in the context of
spike detection, depending upon the level of information that
needs to be transmitted a reduction of power with the same
accuracy can be devised. Through, bandlimiting the signal of
interest one can achieve equivelant sensitivities and small FDR
increases with the same architecture, thus reducing the front
end amplifier power budget (by reducing the supply current).
This saving reflects the lossyness of the compression of the
data and hence is subject to application requirements.
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